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Abstract— This paper addresses the problem of out-
put voltage regulation for multiple DC/DC converters
connected to a microgrid, and prescribes a scheme for
sharing power among different sources. This architecture
is structured in such a way that it admits quantifiable
analysis of the closed-loop performance of the network of
converters; the analysis simplifies to studying closed-loop
performance of an equivalent single-converter system. The
proposed architecture allows for the proportion in which
the sources provide power to vary with time; thus overcom-
ing limitations of our previous designs in [1]. Additionally,
the proposed control framework is suitable to both cen-
tralized and decentralized implementations, i.e., the same
control architecture can be employed for voltage regulation
irrespective of the availability of common load-current (or
power) measurement, without the need to modify controller
parameters. The performance becomes quantifiably better
with better communication of the demanded load to all
the controllers at all the converters (in the centralized
case); however guarantees viability when such communi-
cation is absent. Case studies comprising of battery, PV
and generic sources are presented and demonstrate the
enhanced performance of prescribed optimal controllers for
voltage regulation and power sharing.
I. INTRODUCTION
Utility grid is most stressed during peak power
demands resulting in significant increase in real-time
power prices and congestion in the local power dis-
tribution zone. Microgrids can help reduce the re-
quirement for additional utility generation and thus
minimize the demand on the utility grid by enabling
integration of renewable energy sources such as solar
and wind energy, distributed energy resources (DERs),
energy storage, and demand response. Microgrids are
localized grid systems that are capable of operating
in parallel with, or independently from, the existing
traditional grid [2], [3]. Fig. 1 shows a schematic of a
microgrid with multiple DC sources providing power
for AC loads. Existing control architectures for tradi-
tional grids, which are designed for relatively large
conventional sources (power plants) of predictable and
dispatchable electric power, cannot adequately manage
uncertain power sources such as solar or wind gen-
erations. Limited predictability with such resources
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Fig. 1: A schematic of a microgrid. An array of DC sources
provide power for AC loads. Power sources provide power
at DC-link, their common output bus, at a voltage that is
regulated to a set-point. The control system at the respective
DC-DC converter that interfaces with a source is responsible
for regulating the voltage at the DC-link. An inverter that
connects to the DC-link converts the total current from the
sources at the regulated voltage to alternating current (AC)
at its output to satisfy the power demands of the AC loads.
This paper describes an approach for control design of the
multiple converters systems associated with power transfer
from sources to the DC-link (shown by the dotted line).
result in intermittent power generation; moreover time-
varying loads, practicability and economics factors
pose additional challenges in efficient operation of
microgrids. Thus it is required to develop efficient
distributed control technologies for reliable operation
of smart microgrids [4].
In such smart grids, multiple DC power sources
connected in parallel, each interfaced with DC-DC
converter, provide power at their common output,
the DC-link, at a regulated voltage; this power can
directly feed DC loads or be used by an inverter to
interface with AC loads (see Fig. 1). By appropriately
controlling the switch duty-cycle of DC-DC converter
at each power source, it becomes possible to manipu-
late electrical quantities such as the power output by
the power source and the voltage at the DC-link. The
main goals of the control design is to regulate voltage
at the DC-link and ensuring a prescribed sharing of
power between different sources; for instance, eco-
nomic considerations can dictate that power provided
by the sources should be in a certain proportion or
according to a prescribed priority (e.g. PV>battery>EV
where PV provides the maximum power it can to
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satisfy load demand, and the deficit is provided by
battery,and then the EV). The main challenges arise
from the uncertainties in the size and the schedules
of loads, the complexity of a coupled multi-converter
network, the uncertainties in the model parameters at
each converter, and the adverse effects of interfacing
DC power sources with AC loads, such as the 120 Hz
ripple that has to be provided by the DC sources.
Problems pertaining to robust and optimal control of
converters have received recent attention. Conventional
PID-based controllers often fail to address the prob-
lem of robustness and modeling uncertainties. In [5],
a linear-matrix-inequality (LMI) based robust control
design is presented for boost converters which demon-
strates significant improvements in voltage regulation
over PID based control designs. In [6]–[8], robust H∞-
control framework is employed in the context of in-
verter systems. While the issue of current sharing is
extensively studied [9], [10], most methods assume
a single power source. A systematic control design
that addresses all the challenges and objectives for the
multi-converter control is still lacking.
The control architecture proposed in this paper ad-
dresses the following primary objectives - a) voltage
regulation at the DC-link with guaranteed robustness
margins, b) prescribed time-varying power sharing in a
network of parallel converters, c) controlling the trade-
off between 120Hz ripple on the total current provided
by the power sources and the ripple on the DC-link
voltage. While these objectives are partially addressed
in our prior work [1] on the robust control of DC-DC
converters, a main drawback of the design proposed
in [1] is that the control framework does not allow for
time-varying power sharing requirements. In this work,
we propose a new architecture wherein the power
requirements on each converter are imposed through
external reference signals; this allows for time-varying
power sharing/priority prescriptions. This is achieved
without sacrificing any advantages of the design in [1].
An important feature of the proposed architecture
is that it exploits structural features of the paralleled
multi-converter system, which results in a modular and
yet coordinated control design. Accordingly at each
converter, it employs a nested (outer-voltage inner-
current) control structure [11], where all converters
share the same design for the outer-loop voltage con-
trollers while the inner-loop current controllers are
so chosen that the entire closed-loop multi-converter
system can be reduced to an equivalent single-converter
system in terms of the transfer function from the
desired regulation setpoint Vref to the voltage at the
DC-link V. An interesting aspect of the proposed im-
plementation is that the same control implementation
works for both the centralized case, when the load
power is known and communicated to all the con-
trollers, and the decentralized case where the load is
unknown. The architecture achieves better performance
Fig. 2: A schematic of a Boost converter. The converters are
assumed to operate in continuous-conduction-mode (CCM).
Vg is the voltage of input source such as EV, battery and PV.
The DC-link voltage V is controlled using a switch by varying
its duty-cycle. Note that the input source current iin = iL.
in voltage regulation and power sharing when load
power information is communicated, while it guar-
antees electrical viability with quantifiable bounds on
deviations from the targeted performances in the de-
centralized case.
II. MODELING OF CONVERTERS
In this section, we describe the differential equa-
tions that govern the dynamics of DC-DC converters.
These converters belong to a class of switched-mode
power electronics, where a semiconductor based high-
frequency switching mechanism (and associated elec-
tronic circuit) connected to a DC power source enables
changing voltage and current characteristics at its out-
put. The models presented below depict dynamics for
signals that are averaged over a switch cycle.
Fig. 2a shows a schematic of a Boost converter. Boost
converter regulates a voltage V at its output which is
larger than the input voltage Vg. The averaged dynamic
model of a Boost converter is given by
Li˙L(t) = −(1− d(t))V(t) +Vg,
CV˙(t) = (1− d(t))iL(t)− iload(t), (1)
where d(t) represents the duty-cycle (or the proportion
of ON duration) at time t. By defining d′(t) := 1− d(t)
and D′ :=
(
Vg/Vref
)
, where Vref is the desired output
voltage, (1) can be rewritten as,
L
diL(t)
dt
= Vg − d′(t)V(t)︸ ︷︷ ︸
u˜(t):=Vg−u(t)
,
C
dV(t)
dt
= (D′ + dˆ(t))︸ ︷︷ ︸
≈D′
iL(t)− iload(t). (2)
Note that dˆ(t) = d′(t)−D′ is typically very small, and
therefore allows for a linear approximation around the
nominal duty-cycle, D = 1− D′ (see [11] for details).
Similarly we can describe the averaged dynamics of
a Buck converter,
L
diL(t)
dt
= −V(t) + d(t)Vg︸ ︷︷ ︸
u˜(t):=−V(t)+u(t)
= u˜(t),
C
dV(t)
dt
= iL(t)− iload(t). (3)
Fig. 3: Block diagram representation of a boost-type con-
verter. The control signal u˜ is converted to an equivalent
PWM signal to command the gate of the transistor acting
as a switch.
III. PROBLEM FORMULATION
This paper addresses the following primary objec-
tives simultaneously (in context of Fig. 1) - (a) Regulation
of DC-link voltage V to a prescribed value Vref in pres-
ence of time-varying loads/generation and parametric
uncertainties, (b) time-varying current (power) sharing
among multiple sources, that is, ensuring that current
(power) outputs ik from each converter respectively
track a time-varying signal irefk , and (c) 120Hz ripple
current sharing between the output currents ik from
each converter and the capacitor current iC. The last
objective is dealt in our prior work [1] and is addressed
by an appropriate design of inner-controller described
in Sec. IV-A and V. In this paper, we primarily focus
on achieving the first two objectives, while inheriting
the properties of the inner-controller for ripple current
sharing.
IV. CONTROL FRAMEWORK FOR SINGLE
CONVERTER
In this section, we describe the inner-outer control de-
sign for a single Boost converter system. This design for
a single converter forms the basis for the analysis and
design of control architecture for multiple converters
presented in Sec. V. Fig. 3 shows the block diagram
representation of the Boost converter based on the
dynamical equations in (2). While the design is easily
extendable to include other converter types such as
Buck and Buck-Boost, the discussion has been confined
to Boost converters only for the sake of brevity. Note
that in the proposed control architecture (see Fig. 4),
the inputs to outer feedback controller include iref in
addition to the typical Vref and the measured DC-link
voltage V. The requirements on current sharing are
imposed through this additional iref signal (explained
in Sec. V) by setting iref to measured (or communicated)
load current iload in the centralized case, and setting iref
to estimated (or prespecified signals) in the decentral-
ized case.
A. Design of the inner-loop controller
The design for the inner-loop controller Kc is inher-
ited from our previous work [1]. The main objective
for designing the inner-loop controller Kc is to decide
the trade-off between the 120Hz ripple on the capacitor
current iC (equivalently on the output voltage V) and
the inductor current iL of the converter. Accordingly,
Fig. 4: Block diagram representation of the inner-outer con-
trol design. Exogenous signal Vref represents the desired
output voltage. The quantities V, iload and iL represent the
output voltage, load current and inductor current, respec-
tively. The regulated variables z1, z2, z3 and z4 correspond to
weighted - (a) tracking error in DC-link voltage, (b) mismatch
between iref and iload, (c) control effort uˆ, and (d) output
voltage tracking, respectively.
Kc is designed such that the inner-shaped plant G˜c is
given by
G˜c(s) =
(
ω˜
s+ ω˜
)(
s2 + 2ζ1ω0s+ω20
s2 + 2ζ2ω0s+ω20
)
. (4)
where ω0 = 2pi120rad/s and ω˜, ζ1, ζ2 are design
parameters. The parameter ω˜ > ω0 and it is used to
implement a low-pass filter to attenuate undesirable
frequency content in iL beyond ω˜. Thus, the bandwidth
of the inner closed-loop plant is decided by the choice
of ω˜. The parameters ζ1 and ζ2 impart a notch-like
behavior to G˜c at ω0 = 120Hz, and the size of the
notch is determined by the ratio ζ1/ζ2. Note that G˜c
represents the inner closed-loop plant from the output
of the outer-loop controllers u˜ to the inductor current
iL, and since iC = iL − iload, the ratio ζ1/ζ2 can be
appropriately designed to achieve a specified trade-
off between 120Hz ripple on iC and iL, and therefore
between V and iL. The stabilizing 2nd-order controller
Kc that yields the aforementioned inner closed-loop
plant G˜c is explicitly given by
Kc(s) = Lω˜
(s2 + 2ζ1ω0s+ω20)
(s2 + 2ζ2ω0s+ω20 + 2(ζ2 − ζ1)ω0ω˜)
. (5)
The readers are encouraged to refer to Sec. III in [1]
for further details on the inner-loop control design.
B. Design of the outer-loop controller
For a given choice of inner-controller Kc, we present
our analysis and design of controller in terms of trans-
fer function block diagrams shown in Fig. 4. In this
figure, G˜c represents the inner shaped plant. The outer
controllers are denoted by Kv and Kr, and are designed
to regulate the output DC voltage V to the desired
reference voltage Vref and the output current D′iL to the
reference current iref, respectively. Note that from (2),
D′iL is equal to iload at steady-state. The augmentation
of controller Kr forms the basis for time-varying power
sharing and is explained in the next section. It should
be remarked that the proposed design has a feature
that if the load current measurement is available, i.e.,
iref = iload, then the steady state DC output voltage is
maintained at the reference voltage Vref. However in
the absence of iload measurement, the outer controller
Kr regulates the output current D′iL to iref 6= iload
resulting in an output voltage V 6= Vref. The mismatch
in voltage tracking is captured by a pre-specified droop-
like coefficient η in a controlled manner, the notable
difference here being the application of droop to the
faster current loop when compared with the conven-
tional droop-based design acting on the slower voltage
loop. This feature is mathematically quantified in the
following discussion on the proposed control design.
The performance of a Boost converter is charac-
terized by its voltage and power reference tracking
bandwidths, better voltage signal-to-noise-ratio (SNR),
and robustness to modeling uncertainties. The main
objective for the design of the controllers Kv and Kr is to
make the tracking errors small and simultaneously at-
tenuate measurement noise to achieve high resolution.
This is achieved by posing a model-based multi-objective
optimization problem, where the required objectives
are described in terms of norms of the correspond-
ing transfer functions, as described below. Note that
the regulated variables z1, z2, z3 and z4 correspond to
weighted - (a) tracking error in DC-link voltage, (b)
mismatch between iref and iload, (c) control effort uˆ,
and (d) output voltage tracking, respectively. From
Fig. 4, the transfer function from exogenous inputs
and auxiliary control input w = [Vref, iref, iload, uˆ]
T to
regulated output z = [z1, z2, z3, z4, e1, e2] is given by
z1
z2
z3
z4
e1
e2

︸ ︷︷ ︸
z
=

W1 0 W1Gv −D′W1GvG˜c
ηW2 W2 ηW2Gv −D′(1+ ηGv)W2G˜c
0 0 0 W3
0 0 −W4Gv D′W4GvG˜c
1 0 Gv −D′GvG˜c
η 1 ηGv −D′(1+ ηGv)G˜c

︸ ︷︷ ︸
Twz
 Vrefirefiload
uˆ

︸ ︷︷ ︸
w
.
(6)
The optimization problem is to find stabilizing con-
trollers Kouter = [Kv,Kr]
T such that the H∞-norm of the
above transfer function from w to z is minimized. Here
the weights W1,W2,W3 and W4 are chosen to reflect
the design specifications of robustness to parametric
uncertainties, tracking bandwidth, and saturation lim-
its on the control signal. More specifically, the weight
functions W1(jω) and W2(jω) are chosen to be large
in frequency range [0,ωBW ] to ensure small tracking
errors e1 = Vref − V and e2 = iref + ηe1 − D′iL in
this frequency range. The design of weight function
W3(jω) entails ensuring that the control effort lies
within saturation limits. The weight function W4 is
designed as a high-pass filter to ensure that the transfer
function from iload to V is small at high frequencies to
provide mitigation to measurement noise.
Note that for the system shown in Fig. 4, the voltage
V at the DC-link is given by,
V = Gv
(−iload + D′G˜c(Kve1 + Kre2)) . (7)
Using the fact that e1 = Vref − V and e2 = iref +
ηe1 − D′G˜c(Kve1 + Kre2), the DC-link voltage in terms
of exogenous quantities Vref, iref and iload is given by
V(s) =
[
D′G˜cGv(Kv + ηKr)
1+ D′G˜cKr + D′G˜cGv(Kv + ηKr)
]
Vref(s)
+
[
D′G˜cGvKr
1+ D′G˜cKr + D′G˜cGv(Kv + ηKr)
]
(iref(s)− iload(s))
−
[
Gv
1+ D′G˜cKr + D′G˜cGv(Kv + ηKr)
]
iload(s). (8)
Let S(s), TVrefV and TirefV denote the closed-loop sensi-
tivity transfer function and complementary sensitivity
transfer functions from Vref to V and iref to V, respec-
tively. Then (8) can be rewritten as
V(s) = TVrefVVref(s) + TirefV (iref(s)− iload(s))− GvSiload(s).
The DC gains of above closed-loop transfer functions
are given by (since Gv = 1/sC has an infinite DC gain),
|TVrefV(j0)| = 1, |TirefV(j0)| =
|Kr(j0)|
|Kv(j0) + ηKr(j0)| and
|(GvS)(j0)| = 1D′ (|Kv(j0) + ηKr(j0)|) .
We now provide a sketch of the proposed design
concept. Since Kv and Kr are chosen as high DC-gain
controllers (obtained by solving the H∞ optimization
problem), we have |GvS((jω))| ≈ 0 at low-frequencies.
Thus the effect of disturbance signal iload is insignificant
at low frequencies. Similarly TVrefV(jω) has unity gain
at low frequencies. Furthermore, if the load current
iload measurement is available (i.e. iref = iload), then
the Boost converter tracks the reference voltage with
almost unity gain. However in the absence of iload
measurement, the tracking error depends on the mis-
match between iref and iload, i.e., the bound on the
steady-state tracking error becomes proportional to
|Kr(j0)|
|Kv(j0) + ηKr(j0)| multiplied by the mismatch value
|iref(j0)− iload(j0)|. By choosing appropriate controllers
Kv and Kr (i.e., |TirefV(j0)| << 1), the tracking error can
be made small.
Extension to Buck Converters: The extension of the
proposed control design to Buck and Buck-Boost DC-
DC converters is easily explained after noting that their
averaged models are structurally identical to Boost
converters, except that the dependence of duty cycles
on the control signal u or constant parameter D′ are
different. The differences in how duty cycles depend
on u(t) do not matter from the control design view-
point since duty cycles for pulse-width modulation are
obtained only after obtaining the control designs (that
use the averaged models).
V. EXTENSION TO A SYSTEM OF PARALLEL
CONVERTERS
In this section we extend our control framework for
a single converter to a system of DC-DC converters
connected in parallel in the context of power sharing,
keeping in mind the practicability and robustness to
(a) (b)
Fig. 5: (a) General control framework for a network of m parallel converters. (b) A multiple-converters system with shaped
inner plants G˜c. In the proposed implementation, we adopt the same outer controller for different converters, i.e., Kv1 = Kv2 =
.. = Kvm =
1
mKv and Kr1 = Kr2 = .. = Krm = Kr. Here γk represents the proportion of power demanded from the k
th source.
modeling and load uncertainties. In particular, we an-
alyze the multi-converter system in Fig. 5b through an
equivalent single-converter system (similar to the sys-
tem shown in Fig. 4), where the multi-converter system
inherits the performance and robustness achieved by a
design for the single-converter system.
Fig. 5a represents an inner-outer control framework
for a system of m parallel connected converters. Note
that instead of feeding the reference current irefk directly
to the kth outer controller Krk , the reference signal
iref + η(Vref − V) is prescaled by a time-varying mul-
tiplier γk, 0 ≤ γk ≤ 1. The choice of γk dictates the
power sharing requirements on the kth converter. In
fact, we later show that the proposed implementation
distributes the output power in the ratios γ1 : γ2 :
.. : γm. After noting that the voltage-regulation and
current reference tracking is common to all the outer
controllers, in our architecture, we impose the same
design for outer-controllers for all the converters, i.e.,
Kv1 = Kv2 = .. = Kvm and Kr1 = Kr2 = .. = Krm .
This imposition enables significant reduction in the
overall complexity of the distributed control design for
a parallel network of converters and power sources,
thus ensuring the practicability of the proposed design
which allows integration of power sources of different
types and values.
We design inner-controllers Kck such that the inner-
shaped plants from u˜k to iLk are same and given by,
G˜c,nom(s) =
(
ω˜
s+ ω˜
)(
s2 + 2ζ1,nomω0s+ω20
s2 + 2ζ2,nomω0s+ω20
)
, (9)
where the ratio ζ1,nom/ζ2,nom determines the tradeoff of
120Hz ripple between the total output current D′iL =
m
∑
k=1
D′kiLk and the capacitor current iC. Note that for
given values of ζ1,nom, ζ2,nom and inductance Lk, explicit
design of Kck exists and is given by (5). After noting
that Kvk =
1
mKv and Krk = Kr, the system in Fig. 5a can
be simplified to Fig. 5b.
Indeed, by our choice of inner and outer controllers,
the transfer functions from external references Vref, iref
and iload to the desired output V are identical for all
converters. Hence the entire network of parallel con-
verters can be analyzed in the context of an equivalent
single converter system. This implies that Kvk and Krk
can be computed by solving H∞-optimization problem
(as discussed in the previous section) similar to the
single converter case. We make these design specifica-
tions more precise and bring out the equivalence of
the control design for the single and multiple converter
systems in the following theorem.
We say that the system representation in Fig. 4 is
equivalent to that in Fig. 5b, when the transfer functions
from the reference voltage Vref, reference current iref
and load current iload to the DC-link voltage V in Fig.
4 are identical to the corresponding transfer functions
in Fig. 5b.
Theorem 1: Consider the single-converter system in
Fig. 4 with inner-shaped plant G˜c,nom(s) as given in (9),
outer controllers Kv, Kr, droop-coefficient η, and ex-
ternal references Vref, iload, iref; and the multi-converter
system described in Figs. 5a and 5b with inner-shaped
plants G˜ck = G˜c,nom(s) and outer controllers Kvk =
1
mKv; Krk = Kr, droop-coefficient η, and same external
references Vref, iload and reference current iref prescaled
by time-varying scalars γk > 0 for 1 ≤ k ≤ m.
1. [System Equivalence]: If ∑mk=1 γk = 1, then the
system representation in Fig. 4 is equivalent to the
system representation in Fig. 5b.
2. [Power Sharing]: For any two converters k and l,
k, l ∈ {1, . . . ,m} in a multi-converter system shown in
Fig. 5b, the difference in the corresponding steady-state
scaled output currents is given by∣∣∣∣D′k iLk (j0)γk − D′l iLl (j0)γl
∣∣∣∣ ≤ (η|T˜1(j0)|+ ∣∣∣ 1γk − 1γl ∣∣∣ |T˜2(j0)|) |e1(j0)|,
(10)
where, T˜1 :=
D′G˜c,nomKr
(1+D′G˜c,nomKr)
and T˜2 :=
D′G˜c,nomKv
m(1+D′G˜c,nomKr)
.
Furthermore, the steady-state tracking error e1 , Vref−
V in DC-link voltage is upper bounded by,
Centralized case: iref = iload
|e1(j0)| ≤ 1D′(|Kv(j0) + ηKr(j0)|) |iref(j0)|
Decentralized case: iref 6= iload
|e1(j0)| ≤ |Kr(j0)|D′(|Kv(j0) + ηKr(j0)|) |iref(j0)|+
D′|Kr(j0)|+ 1
D′(|Kv(j0) + ηKr(j0)|) |iload(j0)|
Remark 1: If the steady-state tracking error in DC-link
voltage is zero, i.e., |e1(j0)| = 0, then (10) reduces to
the following constraint:
|D′kiLk (j0)|
|D′l iLl (j0)|
=
γk
γl
.
i.e., the closed-loop multi-converter system achieves
output power sharing given by |D′1iL1(j0)| : . . . :|D′miLm(j0)| = γ1 : . . . : γl . In practice the tracking error
e1 is never exactly zero, however, the tracking error is
made practically non-existent through an appropriate
choice of large DC-gain controllers Kv,Kr resulting
from the H∞ optimization problem in (6). Moreover,
the design of the controllers is such that |Kv(j0)| <
|Kr(j0)| resulting in |T˜1(j0)| ≤ 1 and |T˜2(j0)| ≤ 1.
The readers are encouraged to refer to the next section
for more details where we provide controller transfer
functions for few example scenarios.
Remark 2: For the decentralized implementation, it is
required that each converter can measure its own in-
ductor current iLk and DC-link voltage V only.
Proof: See Appendix.
VI. CASE STUDIES: SIMULATIONS AND
DISCUSSIONS
In this section, we report some simulation studies
that cover different aspects of the proposed distributed
control design. All simulations are performed in MAT-
LAB/Simulink using SimPower/SimElectronics library.
Note that the experiments are underway and therefore
not reported in this paper. In order to include non-
linearities associated with real-world experiments, and
effects of switching frequencies on voltage regulation
and power sharing, we use non-ideal components (such
as diodes with non-zero forward-bias voltage, IGBT
switches, stray capacitances, parametric uncertainties)
and switched level implementation. For simulations,
we consider a parallel network of three boost con-
verters powered by a Li-ion battery and two generic
sources (nominal voltages 125V), respectively. The ef-
fectiveness of the proposed control design is well illus-
trated by considering a challenging practical scenario
with (unknown) fast time-varying load, large uncertain-
ties in inductance and capacitance values, sensor noises
and variation in input source voltages. Specifically, we
consider the following simulation parameters:
Source and Converter Parameters:
• Battery State-Of-Charge: 120%(∼ 135V)
• Generic Sources: 125V and 130V
• Inductance: (L1, L2, L3) = (.096, .12, .14)mH
• Capacitance: C = 400µF
Photovoltaic System:
• 8hrs of Insolation data is squeezed to 19.5s
• Peak Power: 1700W
Output Requirements:
• Loading Conditions: 5kW ± (2kW@1Hz)
• Power Sharing Requirements:
1) (0.33 : 0.33 : 0.33), t < 2s
2) (0.5 : 0.2 : 0.3), 2s ≤ t ≤ 19.5s
• Desired Output Voltage: Vref = 250V
Other Simulation Parameters:
• Total Simulation Time: 19.5s
• Droop-Gain Coefficient: η = 1.2667
• Voltage-Sensor Noises:
1) DC-Offset: +2V, Noise: SNR∼ 0.05%
2) DC-Offset: −2V
3) DC-Offset: +3V
To illustrate the robustness of the proposed ap-
proach, the nominal (or equivalent single converter)
inductance, capacitance and steady-state complemen-
tary duty-cycle are chosen as L = 0.12mH, C = 500µF
and D′ = Vg/Vref = 0.5. The design parameters for
the inner-controller Kc are: Damping factors ζ1 = 0.7,
ζ2 = 2.2, and bandwidth ω˜ = 2pi300rad/s.
The outer controllers Kv and Kr are obtained by
solving the stacked H∞ optimization problem (see Eq.
(6)) [12] with the weighting functions:
W1 =
0.4167(s+ 452.4)
(s+ 1.885)
W2 =
0.4167(s+ 1056)
(s+ 4.398)
W3 = 0.04 W4 =
37.037(s+ 314.2)
(s+ 3.142× 104)
The resulting outer-controllers are reduced to sixth-
order using balanced reduction [13] and are given by,
Kv =
−0.00064(s− 4.615e9)(s+ 6007)
(s+ 1.604e4)(s+ 578.3)
(s2 + 5042s+ 5.97e6)
(s2 + 1061s+ 5.69e5)
(s2 + 753.6s+ 1.039e5)
(s2 + 7.354e4s+ 2.074e9)
Kr =
0.00267(s+ 181.3)(s+ 0.001012)
(s+ 4.395)(s+ 0.001013)
(s2 + 5141s+ 6.065e6)
(s2 + 1059s+ 5.694e5)
(s2 + 3.818e6s+ 2.804e11)
(s2 + 9.783e4s+ 3.69e9)
Inclusion and characterization of PV module: Photo-
voltaics are technically treated as current sources. In a
(a) (b)
Fig. 6: Output voltage regulation at the DC-link. (a) Centralized case: Sharp periodic changes in load (4kW) result in periodic
spikes in output voltage. However, the voltage is soon regulated to Vref = 250V. (b) Decentralized case: In the absence of
iload measurement, the voltage droops by a prespecified value to accommodate for mismatch in iref and iload.
(a) (b)
Fig. 7: Current sharing among three parallel converters. We plot scaled values of the output currents. Overlapping plots of
the scaled currents validate that the time-varying sharing requirements are met.
(a) (b)
Fig. 8: PV curve for MPPT algorithm. (a) Centralized case (b) Decentralized case: There are slight periodic jumps in PV curve
resulting from voltage droop.
microgrid setup, a PV module is interfaced with the
DC-link through a Boost converter and is controlled
using the maximum power point tracking (MPPT) algo-
rithm. The output current of PV iPV is directly propor-
tional to the (time-varying) irradiance and is included
in our proposed formulation by regarding iPV as part of
the disturbance signal, i.e., the net disturbance current
is modeled as iload − iPV. In this simulation study, we
squeeze worth 8 hours of insolation data into a total
duration of 19.5s amounting to rapidly varying irradi-
ance (and hence the disturbance current iPV). Note that
this is a challenging problem to consider from not only
MPPT point-of-view, but also on the account of DC-
link voltage regulation coupled with time-varying (and
uncertain) loads and time-dependent power-sharing
requirements.
Results: The controllers derived for the nominal sin-
gle converter system are then extended for a parallel
multi-converter design as described in Sec. V. The
initial DC-link voltage is considered at 0V. Fig. 6 shows
the voltage regulation at the DC-link to the reference
Vref = 250V for the centralized (iload measurement
available) and decentralized implementations. Note
that the DC-link load changes by 4kW every second
(3kW to 7kW, and 7kW to 3kW). The reference current
is considered as iref = 5kW/250V = 20A. While in the
centralized case (Fig. 6a), the voltage is maintained at
Vref = 250V with small periodic spikes attributed to
sudden load changes, the decentralized implementa-
tion results in controlled voltage droop of 10V peak-
to-peak around the desired DC-link voltage.
Fig. 7 presents the results for time-varying sharing.
For ease of illustration, the scaled output currents
D′iL/γ are plotted. The power sharing requirements
are described in the output requirements section. Over-
lapping values of scaled currents depict excellent shar-
ing performance; moreover, the control design achieves
step-change in power sharing seamlessly at t = 2s.
Fig. 8 shows the result of incremental conductance
based MPPT for the chosen PV system for the two
scenarios. It is observed that the availability of iload
measurement results in smoother PV curve in Fig.
8a, while the decentralized implementation has slight
periodic jumps in PV curve resulting from voltage
droop.
VII. CONCLUSIONS AND FUTURE WORK
In this work, we propose a distributed control ar-
chitecture for voltage tracking and power sharing for
a network of DC-DC converters connected in parallel.
The proposed design is capable of achieving multiple
objectives such as robustness to modeling uncertainties,
reference DC voltage generation and output power
sharing among multiple DC sources. The controllers are
designed using a robust optimal control framework. A
remarkable feature of the proposed control approach
is the ability to achieve DC-link voltage regulation for
both centralized and decentralized scenarios without
the need to modify the controller structure or the
parameters. Experimental validation of the proposed
approach is underway and will soon be reported in
our subsequent work.
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APPENDIX
Sketch of Proof of Theorem 1: System Equivalence
Proof: The equivalence is a direct consequence of
cleverly chosen architecture. Note that for the single
converter system in Fig. 4 with G˜c(s) = G˜c,nom(s), the
error signal e2 (input to controller Kr) is given by
e2 = [iref + ηe1 − D′G˜c,nomuˆ]
⇒ e2 = iref + (η − D′G˜c,nom)e1 − D′G˜c,nomKre2. (11)
For the multi-converter system in Fig. 5b, we have
e(k)1 = Vref − V := e1. Let us denote the total error in
current mismatch ∑mk=1 e
k
2 by e2. Therefore, from Fig.
5b,
e(k)2 = γk[iref + ηe1]− D′G˜c,nom
(
1
m
Kve1 + Kre
(k)
2
)
m
∑
k=1
e(k)2︸ ︷︷ ︸
e2
=
m
∑
k=1
γk[iref + ηe1]− D′G˜c,nom
(
Kve1 − Kr
m
∑
k=1
e(k)2︸ ︷︷ ︸
e2
)
. (12)
Using the fact that ∑mk=1 γk = 1, the above equation
reduces to (11). Similarly, the expression for tracking
error in voltage Vref − V is identical for the single
and multiple converters case. Moreover for the multi-
converter system, the output voltage at the DC-link
is given by V = Gv(−iload + D′G˜c,nom(Kve1 + Kre2)).
Since the expressions for e1 and e2 are identical for
the single and multiple converters case and are written
in terms of the exogenous variables Vref, iref, iload, the
corresponding transfer functions from the exogenous
variables to the DC-link voltage V are also identical,
and hence establishes the required equivalence. Similar
conclusions can be drawn for other signals, such as
DC-link voltage V, and hence establishes the required
equivalence.
Sketch of Proof of Theorem 1: Power Sharing
Proof: From (12), the error in current reference for
the kth-converter is given by
e(k)2 =
(
γk
1+ D′G˜c,nomKr
)
iref +
(
γkη − D′m G˜c,nomKv
1+ D′G˜c,nomKr
)
e1. (13)
From Fig. 5b, the output current ik = D′kiLk of the k
th
converter is given by
ik = D
′G˜c,nom
[
1
m
Kve1 + Kre
(k)
2
]
. (14)
Thus from (13) and (14), we obtain
ik = D′G˜c,nom
[(
γkKr
1+D′G˜c,nomKr
)
iref +
(
1
mKv+ηγkKr
1+D′G˜c,nomKr
)
e1
]
.
Therefore, we have∣∣∣∣ ik(j0)γk − il(j0)γl
∣∣∣∣ ≤ (η|T˜1(j0)|+ ∣∣∣∣ 1γk − 1γl
∣∣∣∣ |T˜2(j0)|) |e1(j0)|
The expressions for the bounds on the tracking error
for the two scenarios is directly obtained from (8) and
the system equivalence described earlier.
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